

# Homework Assignment 3

## Custom IP Creation, AXI Stream Transaction and Testbench in Vivado Environment

### Tasks 1:

Design a custom IP that receives 100, 32bits blocks and store them inside a memory. This IP should calculate the summation of all of these inputs and store the result inside a register. Also, AXI Lite interface is needed for receiving a constant value as an offset.

Finally, summation register output should be added to the offset and each input block and the result should be sent back to the processor.

**Inputs:**  $X_0, X_1, X_2 \dots X_{99}$ .

**Outputs:**  $Y_0, Y_1, Y_2 \dots Y_{99}$ .

$$\text{Sum} = X_0 + X_1 + X_2 + \dots + X_{99}$$

$$Y_0 = X_0 + \text{Sum} + \text{offset}$$

$$Y_1 = X_1 + \text{Sum} + \text{offset}$$

$$Y_2 = X_2 + \text{Sum} + \text{offset}$$

·  
·  
·

$$Y_{99} = X_{99} + \text{Sum} + \text{offset}$$

**Note:** The maximum value for each input block is 255 in decimal.

Input and output ports should be exactly the same as the following IP:





Figure 1. Example of IP symbol with input and output ports.

### Tasks 2:

Create a testbench in Vivado which can verify the functionality of your custom IP.

Testbench block design example:



You should also write a VHDL testbench corresponding to you block design.

### **Tasks 3:**

- Build a project in Vivado to verify the functionality of your design experimentally on the board.

Your design should contain the following IPs:

1. Zynq Processing System
  2. Your own Custom IP
  3. S\_AXIS\_to\_FWFT
  4. FWFT\_to\_M\_AXIS
  5. AXI DMA
  6. AXI Timer
  7. Concat
- Write the reference C code corresponding to the custom IP. Therefore, we can verify the result which we are receiving from hardware and also compare the execution time of same process running on the ARM core and FPGA.
  - You should use AXI Timer to measure the execution time on software and hardware.



**Deliverables:**

A zip file include the following files:

- 1- Project folder that includes all the software and hardware files necessary to regenerate the results for task 2 and task 3.
- 2- Custom IP resources
- 3- VHDL testbench
- 4- Xilinx SDK C code
- 5- Screenshot from the SDK console which indicates software execution time, hardware execution time and result verification status (Pass or Fail).

**Important Dates**

<b>Deliverables Due</b>	<b>Thursday, 02/17/2015, 5 PM</b>
-------------------------	-----------------------------------