Course Syllabus

George Mason University
Electrical and Computer Engineering Department

ECE 301: Digital Electronics

Instructor: Dr. Craig Lorie
Office: New Engineering Building, room 3221
Phone: (703) 993 – 9616
Email: clorie@gmu.edu

Teaching Assistants:
Aveek Gangopadhyay
Office: New Engineering Building, room 3402
Phone: (703) 993 - 1590
Email: akashani@gmu.edu

Amir R. Kashanipour
Office: Science and Technology II, room 250
Phone: (703) 993 - 1602
Email: akashani@gmu.edu

Lecture
Lecture Tu / Th 5:55 – 7:10 pm Robinson A Bldg., Room 111

When contacting Dr. Lorie: All emails MUST include “ECE-301” in the subject line (followed by the actual subject). Failure to do so will delay or prevent a response.

Textbook and Lab Manual
Title: “Digital Design”, 4th Edition
Authors: M. Morris Mano and Michael D. Ciletti

Title: ECE-301 Laboratory and Experiment Guide

Office Hours
Dr. Craig Lorie
Tuesday 1:00 – 2:00 pm
Wednesday 3:00 – 4:00 pm

Aveek Gangopadhyay
Thursday 5:30 – 7:30 pm New Engineering Bldg., Rm 3505
Thursday 7:30 – 9:30 pm New Engineering Bldg., Rm 3203

Amir R. Kashanipour
Tuesday 4:45 – 7:00 pm New Engineering Bldg., Rm 3203
Tuesday 9:00 – 10:30 pm New Engineering Bldg., Rm 3203

If you cannot attend the provided office hours, please feel free to contact the TA's or myself via email with questions that you have, or to schedule an alternate meeting time.
Course Syllabus

Course Website:  http://ece.gmu.edu/~clorie/Spring10/ECE-301/

Course Objectives
The primary objective of this course is to provide the student with the fundamental concepts and skills necessary to analyze and design combinational and sequential logic circuits. The material covered in the lecture is reinforced through practical experience in the associated lab.

Topics to be covered in this course:
1. Number Systems
2. Binary Arithmetic and Binary Codes
3. Boolean Algebra
4. Basic Logic Gates
5. Boolean Expressions
6. Karnaugh Maps
7. Minimization of Boolean Expressions
8. Analysis and Design of Combinational Logic Circuits
9. Single-bit and Multi-bit Adder Circuits
10. Multiplexers and Demultiplexers
11. Decoders and Encoders
12. Tri-state devices
13. Latches and Flip-Flops
14. Registers and Counters
15. Analysis and Design of Sequential Logic Circuits
16. Memory cells and Memory design

A more detailed schedule of the topics covered in lecture are provided in a separate document.

Attendance
Attendance in lecture is highly recommended. The material covered in the lectures will supplement that which is covered in the textbook, provide additional examples to aid in the learning and understanding of the material, and offer you the opportunity to ask questions to clarify the material. Thus, it will benefit you to attend lecture. Should you choose not to attend lecture, you will be responsible for all of the material covered – which you can learn about from one of your classmates. Should class attendance fall below an acceptable level, I reserve the right to conduct “pop quizzes”. You are adults, and as such are expected to make good decisions, ones that will give you the best chance at success.

Attendance in LAB is mandatory!
Homework
Homework will be assigned on a weekly basis, covering the material of the previous week. It is due at the beginning of class on Thursday. Homework submitted at the end of class will be assessed a 10% penalty. No late submissions will be accepted. If you have a problem with the submission deadline you must speak to me in advance to make alternate arrangements. Homework is essential to learning the material. You should make an honest and conscientious effort on all of the homework assignments.

Each homework problem will be graded according to the following scale:

<table>
<thead>
<tr>
<th>Score</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No significant effort was made to solve the problem.</td>
</tr>
<tr>
<td>5</td>
<td>A significant effort was made to solve the problem, but with an erroneous result.</td>
</tr>
<tr>
<td>10</td>
<td>A significant effort was made to solve the problem, and the correct result was obtained.</td>
</tr>
</tbody>
</table>

Exams
There will be two exams during the course of the semester, as well as a Final exam at the end of the semester. All exams are closed book. You will, however, be allowed to use one side of an 8.5” x 11” sheet of paper on which to write your own notes. This “cheat sheet” may not include previously solved problems, and must be submitted to me at the conclusion of the exam. There will be NO make-up exams. (See Dr. Lorie for an exception). Students arriving more than 15 minutes late for an exam may not be admitted, resulting in a zero grade.

Exam #1:    Thursday, March 4, 2010
Exam #2:    Thursday, April 15, 2010
Final Exam: Tuesday, May 11, 2010 (4:30 – 6:30 pm)

 Labs
All lab experiments must be completed satisfactorily in order to receive a passing grade for the course.

<table>
<thead>
<tr>
<th>Lab Sec. #</th>
<th>Section</th>
<th>Time</th>
<th>Location</th>
<th>Instructor</th>
</tr>
</thead>
<tbody>
<tr>
<td>201</td>
<td>T</td>
<td>3:00 – 4:50 pm</td>
<td>New Engr., 3203</td>
<td>Amir R. Kashanipour</td>
</tr>
<tr>
<td>202</td>
<td>R</td>
<td>3:00 – 4:50 pm</td>
<td>New Engr., 3203</td>
<td>Aveek Gangopadhyay</td>
</tr>
<tr>
<td>203</td>
<td>T</td>
<td>7:20 – 9:00 pm</td>
<td>New Engr., 3203</td>
<td>Amir R. Kashanipour</td>
</tr>
</tbody>
</table>

 Grading
Your final grade will be the weighted average of the homework, quizzes, two semester exams, and the final exam, as calculated from the formula below:

<table>
<thead>
<tr>
<th>Component</th>
<th>Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Homework</td>
<td>15%</td>
</tr>
<tr>
<td>Exam #1</td>
<td>20%</td>
</tr>
<tr>
<td>Exam #2</td>
<td>20%</td>
</tr>
<tr>
<td>Final Exam</td>
<td>30%</td>
</tr>
<tr>
<td>Lab</td>
<td>15%</td>
</tr>
</tbody>
</table>
Letter grades will be assigned according to the following scale:

<table>
<thead>
<tr>
<th>Score Range</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>98 – 100</td>
<td>A+</td>
</tr>
<tr>
<td>93 – 97</td>
<td>A</td>
</tr>
<tr>
<td>90 – 92</td>
<td>A-</td>
</tr>
<tr>
<td>87 – 89</td>
<td>B+</td>
</tr>
<tr>
<td>83 – 86</td>
<td>B</td>
</tr>
<tr>
<td>80 – 82</td>
<td>B-</td>
</tr>
<tr>
<td>77 – 79</td>
<td>C+</td>
</tr>
<tr>
<td>73 – 76</td>
<td>C</td>
</tr>
<tr>
<td>70 – 72</td>
<td>C-</td>
</tr>
<tr>
<td>60 – 69</td>
<td>D</td>
</tr>
<tr>
<td>&lt; 60</td>
<td>F</td>
</tr>
</tbody>
</table>

Please note that the final grades will be scaled such that the class average is a 78 (C+) prior to assigning letter grades.

**Honor Code**

All rules of the GMU Honor Code system will be enforced in both the lecture and the lab. You must review the rules of the GMU Honor Code and be familiar with them.

You are encouraged to discuss homework problems with other students and/or obtain the assistance of the lecture or recitation instructor. Nevertheless, please write down your own solutions which represent your understanding of the material. Duplicating another student's homework solutions, hardware/software designs, diagrams, source code, prelab assignment and exam notes is considered cheating. If you use material from other sources such as but not limited to the web, books, journals, data sheets, etc. you must reference the source.

Honor code violations will be pursued and prosecuted to the fullest extent.

**Classroom Etiquette**

Cellphones are to be turned off during class; minimally they must be silenced. Emergency calls may be taken, but must be taken outside of the classroom.

Texting, using your laptop for something other than lecture-related work, etc. is considered a distraction to me and to the other students trying to learn in the class, and will not be tolerated.

**Students with Disabilities**

If special assistance is required or special accommodations need to be made, please contact me as soon as possible so that the proper arrangements can be made.