


# Implementation of Elliptic Curve Cryptosystems over $GF(2^n)$ in Optimal Normal Basis on a Reconfigurable Computer



Sashisu Bajracharya, Chang Shu,  
Kris Gaj


George Mason University




Tarek El-Ghazawi  
The George Washington University

# What is a reconfigurable computer?

Microprocessor system



FPGA system



# **Why cryptography is a good application for reconfigurable computers?**


- **computationally intensive arithmetic operations**
- **unconventionally long operand sizes (160-2048 bits)**
- **multiple algorithms, parameters, key sizes, and architectures**  
= need for reconfiguration

**SRC**  
**Reconfigurable Computer**


# SRC-6E from SRC Computers, Inc.




# SRC Hardware Architecture



# SRC Programming



# SRC Program Partitioning




# **Elliptic Curve Cryptosystems**

# Elliptic Curve Cryptosystems (ECC)

- ✓ a family of cryptosystems, rather than a single cryptosystem = added security but need for reconfiguration
- ✓ public key (asymmetric) cryptosystems used for key agreement and digital signatures
- ✓ implementations must be optimized for minimum latency rather than maximum throughput = limited speed-up from parallel processing

# Three Families of Elliptic Curves


Elliptic curves built over



*Fast in hardware*

*Compact in hardware*

# Hierarchy of functions



# **Investigated Partitioning Schemes**

# $\mu$ P Software Only

C function  
for  $\mu$ P

kP

---

C function  
for FPGA

---

VHDL  
macro

Based on public-domain code by Rosing M.,  
*Implementing Elliptic Curve Cryptography*,  
Manning, 1999

# 0HL1 Partitioning

*C function  
for  $\mu P$*


*C function  
for FPGA*

*VHDL  
macros*

0

H

L1



# 0HL2 Partitioning

*C function  
for  $\mu P$*



*C function  
for FPGA*

*VHDL  
macros*

0

H

L2



# 0HM Partitioning

*C function  
for  $\mu P$*


*C function  
for  $FPGA$*

*VHDL  
macros*

0

H

M



# 00H Partitioning (VHDL only)

C function  
for  $\mu$ P

0

C function  
for FPGA

0

VHDL  
macro


kP

H

# **Results**


# Timing Measurements

.c file  
.mc file




# Results (Latency)

System Level Architecture	End-to-End Time (μs)	Data Transfer In Time(μs)	FPGA Computation Time (μs)	Data Transfer Out Time (μs)	Total Overhead (μs)	Speedup vs. Software	Slow-down vs. VHDL macro
Software	772,519						
<b>0HL1</b>	<b>866</b>	<b>37</b>	<b>472</b>	<b>14</b>	<b>394</b>	<b>893</b>	<b>1.46</b>
<b>0HL2</b>	<b>863</b>	<b>37</b>	<b>469</b>	<b>14</b>	<b>394</b>	<b>895</b>	<b>1.45</b>
<b>0HM</b>	<b>592</b>	<b>37</b>	<b>201</b>	<b>12</b>	<b>391</b>	<b>1305</b>	<b>1</b>
VHDL macro	592	39	201	17	391	1305	1



# Results (Area)

System Level Architecture	% of CLB slices (out of 33792)	CLB increase vs. pure VHDL	% of LUTs (out of 67,584)	LUT increase vs. pure VHDL	% of FFs (out of 67,584)	FF count increase vs. pure VHDL
Software	N/A					
0HL1	99	<b>1.68</b>	57	<b>1.3</b>	68	<b>2.61</b>
0HL2	92	<b>1.56</b>	52	<b>1.18</b>	62	<b>2.38</b>
0HM	75	<b>1.27</b>	48	<b>1.09</b>	39	<b>1.5</b>
00H	59	<b>1</b>	44	<b>1</b>	26	<b>1</b>




# Number of lines of code

Algorithm Partitioning Scheme	VHDL	Macro Wrapper	MAP C	Main C
OHL1	1007	260	371	153
OHL2	1291	230	349	153
OHM	1744	160	185	153
VHDL macro	1960	36	78	153

# **Conclusions**

# Conclusions

**Assuming focus on:**



# Conclusions – cont.

The best implementation approach:

## 0HL1 partitioning scheme

*C function  
for  $\mu P$*

0

*C function  
for MAP*

H

kP

P+Q

2P

P2A

INV

*VHDL  
macros*

MUL4

ROT

XOR

MUL2

MUL

V\_ROT

L1

**893 speedup vs. software and only 0.46 times slowdown versus pure VHDL with ease of implementation**

# Conclusions

- Elliptic Curve Cryptosystem implementation challenging for reconfigurable computers because of
  - optimization for latency rather than throughput
  - limited amount of parallelism
- First publication showing a 1000x speed-up for a reconfigurable computer application optimized for data latency