FIR Filter Module with Oversampling

Introduction

Design a digital system that will perform a filtering operation using a 4-tap FIR filter. The system clock rate is 4x faster than the incoming data rate, which allows efficient computation of the convolution operation using only one multiplier. A state machine will be required to signal when the filter is ready for new data on every 4th clock cycle as well as cycle through the addresses of the input data and filter coefficients to perform each of the 4 multiply/add operations required before the new data is made available.

The filter has 4 coefficients and will be stored in a ROM initialized in the code to:

\[
\begin{align*}
h_0 &= 1 \\
h_1 &= 10 \\
h_2 &= 10 \\
h_3 &= 1
\end{align*}
\]

The output is computed as follows:

\[
\begin{align*}
y_0 &= x_0 \cdot h_0 + 0 \cdot h_1 + 0 \cdot h_2 + 0 \cdot h_3 \\
y_1 &= x_1 \cdot h_0 + x_0 \cdot h_1 + 0 \cdot h_2 + 0 \cdot h_3 \\
y_2 &= x_2 \cdot h_0 + x_1 \cdot h_1 + 0 \cdot h_2 + 0 \cdot h_3 \\
y_3 &= x_3 \cdot h_0 + x_2 \cdot h_1 + x_1 \cdot h_2 + 0 \cdot h_3 \\
y_4 &= x_4 \cdot h_0 + x_3 \cdot h_1 + x_2 \cdot h_2 + x_1 \cdot h_3 \\
y_5 &= x_5 \cdot h_0 + x_4 \cdot h_1 + x_3 \cdot h_2 + x_2 \cdot h_3 \\
y_6 &= x_6 \cdot h_0 + x_5 \cdot h_1 + x_4 \cdot h_2 + x_3 \cdot h_3 \\
y_7 &= x_7 \cdot h_0 + x_6 \cdot h_1 + x_5 \cdot h_2 + x_4 \cdot h_3 \\
\ldots \\
\end{align*}
\]

As can be seen, there are 4 multiplies and 3 adds required per output, which are all performed before the next input is shifted in.

Then input to be used for simulations should be:

\[
\begin{align*}
x_0 &= 1 \\
x_1 &= 2 \\
x_2 &= 3 \\
x_4 &= 4 \\
x_5 &= 5 \\
x_6 &= 6 \\
x_7 &= 7 \\
x_8 &= 8
\end{align*}
\]
The pseudocode for the filtering operation is given below:

while(ENABLE = 1)
{
    DONE = 0;
    READY = 0;
    load new data into shift register (DATA_IN -> x0, x0->x1, x1->x2, x2->x3)
    y = 0;
    y = y + x0*h0;
    y = y + x1*h1;
    y = y + x2*h2;
    y = y + x3*h3;
    DATA_OUT = y;
    READY = 1
}

if(ENABLE = 0)
{
    DONE = 1;
}

The interface of the circuit is shown below:
<table>
<thead>
<tr>
<th>Signal</th>
<th>Mode</th>
<th>Size (bits)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLOCK</td>
<td>Input</td>
<td>1</td>
<td>20MHz, 50% duty cycle master clock</td>
</tr>
<tr>
<td>RESET</td>
<td>Input</td>
<td>1</td>
<td>Asynchronous reset</td>
</tr>
<tr>
<td>ENABLE</td>
<td>Input</td>
<td>1</td>
<td>Starts the computation cycle, active high while filter runs</td>
</tr>
<tr>
<td>DATA_IN</td>
<td>Input</td>
<td>16</td>
<td>Input data to the filter, new data is valid on the clock cycle when READY is high</td>
</tr>
<tr>
<td>READY</td>
<td>Output</td>
<td>1</td>
<td>Signals when FIR Module is ready for next input, and when DATA_OUT is valid</td>
</tr>
<tr>
<td>DONE</td>
<td>Output</td>
<td>1</td>
<td>Signals when the FIR Module is no longer processing</td>
</tr>
<tr>
<td>DATA_OUT</td>
<td>Output</td>
<td>32</td>
<td>Filtered data, valid when READY is high</td>
</tr>
</tbody>
</table>

The execution unit of the circuit is described below
The timing waveform is shown below for \( N = 4 \)

**Design Requirements**

The combinational portion of the circuit should be described using the dataflow VHDL code, and the sequential portion of the circuit should be described using the synthesizable behavioral code. Your code should infer a circuit that requires a minimum amount of FPGA resources. The target clock frequency should be 40 MHz.

**Tasks**

Perform the following tasks:
1. Write a VHDL code of the execution unit of the described above circuit (shown in the block diagram above).
2. Write a testbench verifying the operation of your execution unit.
3. Perform functional simulation of your circuit and use it to debug your VHDL code.
4. Synthesize your circuit using Synplify Pro or Xilinx ISE. Save the RTL schematic.
5. Implement your circuit using Xilinx ISE.
6. Perform timing simulations of your circuit using Active-HDL or Xilinx ISE.
7. Run the static timing analysis of your circuit.
8. Based on the circuit block diagram and the implementation reports, determine the most critical path in your circuit and its length.

**Deliverables**

1. VHDL code of your entire circuit fulfilling the requirements specified in the Design Requirements section above
2. VHDL code of your testbenches
3. RTL schematic of your circuit
4. Timing waveforms from the functional simulation demonstrating the correct operation of your circuit.
5. Description of the critical path in your circuit
6. Timing waveforms from the timing simulation demonstrating the delay of the circuit most critical path
7. FPGA resource utilization
8. Minimum clock period of your circuit.