1. **(1.5 points)**
   A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary signed number representations:
   a. 10011001.1001\text{SM}
   b. 10001000.1000\text{OC}
   c. 11001100.1100\text{TC}
   d. 01000100.0100\text{B}
   
   **Notation:**
   - SM - signed magnitude representation,
   - OC - one’s complement representation,
   - TC - two’s complement representation,
   - B - biased representation with the bias B=2^7 = 128.
   
   B. Extend all of the above representations to the equivalent representations with 12 bits in the integer part and 8 bits in the fractional part.

2. **(1.5 points)** Determine all bits of the ANSI/IEEE standard single-precision representation of the following numbers:
   a. -9A.BCDEF\text{16} \times 16^{-36}
   b. 888.CCCCC\text{16} \times 16^{-34}
   c. 5 \cdot (-\infty / +\infty)
   d. 5 \cdot (-\infty / 1000)
   
   **Hint:** Use the default IEEE rounding scheme whenever appropriate.

3. **(1.5 points)** Compute value of the expression \(C='5' \cdot '7'\) in the Galois Field GF(2^4).
   Assume that an irreducible polynomial \(P(x)\) is equal to \(P(x)=x^4+x^3+1\).
Part II
Design Problems

1. (3.5 points) Draw full block diagrams of
   a. 8-bit Kogge-Stone Parallel Prefix Network Adder, and
   b. 8-bit Hybrid Brent-Kung/Kogge-Stone Parallel Prefix Network Adder.
Using these diagrams, show all intermediate values in each node of each adder when performing the operation $X + Y + c_0$ for the following values of inputs:
$X = 10111011$
$Y = 11110101$
$c_0 = 1$
Verify that the obtained result, including $cout = c_8$, is correct and the same for both adders.

2. (3.5 points) Design and compare the following two circuits:
   a. k-bit ripple-carry decrementer (RCD), and
   b. k-bit digit-serial decrementer (DSD) with the digit size d.
Assume that
- all inputs, including control inputs, are registered (outside of your circuit).
- delays of all gates are independent of the number of inputs, and are equal to the delay of an inverter. Thus, you can assume that the delay of each gate and inverter is equal to 1.
- area of each gate is proportional to the number of inputs. For example, area of a 2-input gate is equal to the area of 2 inverters. Assume that the area of an inverter is equal to 1, area of a 2-input gate is equal to 2, etc.
- area of a D flip-flop is equal to 12, its clock-to-output delay is equal to 2, and its setup time is equal to 1.
- do not include the areas of the surrounding input and output registers in your computations.
Perform the following tasks:
   a. Draw a block diagram of each circuit using medium level components, such as multiplexers, half-adders, modified half-adders, full-adders, flip-flops, etc.
   b. Draw a detailed schematic of all combinational components of your circuits (no schematic required for a flip-flop).
   c. Determine areas and delays of all combinational components of your circuit.
   d. Determine general formulae for the Clock Period ($T$), Latency ($L$), and Area ($A$) of each decrementer as a function of $k$ and $d$.
   e. Derive formulae for the following ratios
      - $L_{DSD}(k,d)/L_{RCD}(k)$
      - $A_{RCD}(k)/A_{DSD}(k,d)$
      - $L_{RCD}(k)*A_{RCD}(k)/L_{DSD}(k,d)*A_{DSD}(k,d)$.
   f. Calculate values of the above ratios for $k=32$, 64, 128 and $d=8$.
Warning: Please note that using corresponding adders (i.e., ripple carry adder and digit serial adder) instead of decrementers will be treated as a highly inefficient solution, and may result in receiving zero points for this problem.
3. **(3.5 points)** Design a circuit that calculates an average of 16 unsigned 4-bit numbers.

The circuit accepts four operands (A, B, C, D) in each of the four clock cycles following a synchronous reset.

The circuit is specified below using its pseudocode and block diagram.

**Pseudocode**

\[
\text{sum} = 0 \\
\text{for } i = 0 \text{ to } 3 \text{ do} \\
\quad \text{sum} = \text{sum} + A + B + C + D \\
\text{end for} \\
\text{average} = \text{sum} / 2^4
\]

**Top-level Block Diagram**
Design and analyze the multi-operand adder MADD being a part of this circuit. In order to do that, please perform the following tasks:

a. Draw the dot diagram of the operations performed by MADD.

b. Draw a block diagram of MADD using medium level components, such as full-adders and half-adders.

c. Clearly mark names and indices of all signals in your schematic, using notation such as $A_0$, $D_1$, $S_1$, $C_1$, etc.

d. Determine the minimum number of 4-input Look-Up Tables (LUTs) necessary to implement this circuit using Xilinx Spartan 3 devices, assuming that

- Full adders within Carry Save Adders are implemented using LUTs only.
- Full adders within a Carry Propagate Adder and half-adders within both types of adders are implemented using fast carry chain logic (LUT + 2-to-1 MUX + XOR gate).

**Bonus (1 point):**

Determine the critical path and delay of this circuit assuming that

- the delay of a LUT is 1 ns, the delay of a fast-carry-chain MUX is 0.1 ns from carry in to carry out, and 0.25 ns from the select signal to carry out, and the delay of a fast-carry-chain XOR gate is 0.25 ns
- delays of interconnects should be neglected in your computations.