Problem 1 [10 points]

Draw a block diagram of a simple microprocessor system, composed of

A. Microprocessor, with the bidirectional input/output DATA (8-bits), and outputs ADDR (16 bits), WR (1 bit), RD (1 bit)
B. 16k x 8 RAM0 visible by the microprocessor in the address range 0000-3FFF
C. 16k x 8 RAM1 visible by the microprocessor in the address range 4000-7FFF
D. 16k x 8 RAM2 visible by the microprocessor in the address range 8000-BFFF
E. 16k x 8 RAM3 visible by the microprocessor in the address range C000-FFFF.

Assume that a memory write cycle is indicated by the microprocessor with an active value of the output WR, and a memory read cycle with an active value of the output RD.

Problem 2 [15 points]

Fill in the blanks in the code of the Debouncer circuit, provided in the answer sheet. Do not write this code from scratch! The block diagram of the Debouncer is shown in Fig. 1.

![Block diagram of the Debouncer circuit.](image)
Problem 3 [15 points]

Write a complete simple testbench capable of testing the debouncer shown in Fig. 1, by applying
A. clk, B. rst, C. input shown in Fig. 2.

- The clock signal, clk, should be a periodical signal, with the period of 10 ns.
- The reset signal, rst, should be a non-periodical signal, active high for the first 50 ns of the simulation period.
- The input signal should look as shown in Fig. 2, and should have all changes happening on the falling edges of the clock.
- The Debouncer, shown in Fig. 1, should be instantiated with the following values of the generics k and DD: k = 4, DD = 15.

Problem 4 [60 points]

The EXAM function is specified below using its:
- a. Pseudocode
- b. Table of input/output ports
- c. Functional and timing requirements.

1. Pseudocode:

**DES Encryption, C=E_k(M):**

\[
\begin{align*}
X &= \text{IP}(M) \\
L(0) &= X_{1..32} \\
R(0) &= X_{33..64} \\
\text{for} \ i = 0 \ \text{to} \ 15 \ \text{do} & \ \\
\quad & \quad L(i+1) = R(i) \\
\quad & \quad R(i+1) = L(i) \oplus f(R(i), K(i)) \\
\text{end for} \\
Y &= R(16) \ || \ L(16) \\
C &= \text{IP}^{-1}(Y)
\end{align*}
\]

**DES Decryption, M=D_k(C):**

\[
\begin{align*}
X &= \text{IP}(C) \\
R(16) &= X_{1..32} \\
L(16) &= X_{33..64}
\end{align*}
\]
for $i = 15$ downto 0 do
    $R(i) = L(i+1)$
    $L(i) = R(i+1) \oplus f(L(i+1), K(i))$
end for

$Y = L(0) \parallel R(0)$
$M = IP^{-1}(Y)$

Function $f$, $Z = f(R, K)$:

$U = E(R) \oplus K$
for $i = 0$ to 7 do
    $V(i) = U_{i*6+1} .. U_{i*6+6}$
    $W(i) = Sbox(V(i))$
end for
$Z = W(0) \parallel W(1) \parallel W(2) \parallel W(3) \parallel W(4) \parallel W(5) \parallel W(6) \parallel W(7)$

Both encryption and decryption should be able to operate in the CBC mode, shown conceptually in the diagrams below:

**Cipher Block Chaining Mode - CBC Encryption**

$$c_i = E_K(m_i \oplus c_{i-1}) \quad \text{for } i=1..N \quad c_0=\text{IV}$$

**Cipher Block Chaining Mode - CBC Decryption**

$$m_i = D_K(c_i) \oplus c_{i-1} \quad \text{for } i=1..N \quad c_0=\text{IV}$$
Notation:

M: 64-bit message block, with bits arranged as follows M_1 M_2 … M_{64}
C: 64-bit ciphertext block, with bits arranged as follows C_1 C_2 … C_{64}
X, Y: 64-bit intermediate variables
L(i), R(i): 32-bit intermediate variables
U: 48-bit intermediate variable
V(i): 6-bit intermediate variables
W(i): 4-bit intermediate variables
K(i): 48-bit round key K(i)

Operations:

X ⊕ Y: bitwise XOR
X || Y: X concatenated with Y
IP(), IP^(-1): fixed permutations
Y=E(X): an expansion function replacing a 32-bit vector X with a 48-bit vector Y
Y=Sbox(X): a 6x4 Sbox, i.e., a substitution function with a 6-bit input and a 4-bit output.

2. Table of input/output ports:

<table>
<thead>
<tr>
<th>Port</th>
<th>Mode</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>System clock.</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1</td>
<td>Asynchronous system reset.</td>
</tr>
<tr>
<td>s</td>
<td>Input</td>
<td>1</td>
<td>Operating mode: 0 = loading round keys/ waiting for data, 1 = processing.</td>
</tr>
<tr>
<td>decrypt</td>
<td>Input</td>
<td>1</td>
<td>Control signal: decrypt=0 represents encryption, decrypt=1 represents decryption.</td>
</tr>
<tr>
<td>IV</td>
<td>Input</td>
<td>64</td>
<td>64-bit Initialization Vector.</td>
</tr>
<tr>
<td>write_IV</td>
<td>Input</td>
<td>1</td>
<td>Synchronous write control signal for the input IV.</td>
</tr>
<tr>
<td>Xi</td>
<td>Input</td>
<td>64</td>
<td>64-bit input block (message block M for encryption, ciphertext block C for decryption).</td>
</tr>
<tr>
<td>write_Xi</td>
<td>Input</td>
<td>1</td>
<td>Synchronous write control signal for the input Xi.</td>
</tr>
<tr>
<td>last_block</td>
<td>Input</td>
<td>1</td>
<td>Control signal indicating the last block of the message.</td>
</tr>
<tr>
<td>Kj</td>
<td>Input</td>
<td>48</td>
<td>Round key K(j).</td>
</tr>
<tr>
<td>j</td>
<td>Input</td>
<td>4</td>
<td>Index of the round key K(j), j=0..15.</td>
</tr>
<tr>
<td>write_Kj</td>
<td>Input</td>
<td>1</td>
<td>Synchronous write control signal for the round key K(j).</td>
</tr>
<tr>
<td>done</td>
<td>Output</td>
<td>1</td>
<td>Control signal indicating that the output block is ready.</td>
</tr>
<tr>
<td>Yi</td>
<td>Output</td>
<td>64</td>
<td>64-bit output block (ciphertext block C for encryption, message block M for decryption) when s=0, high impedance otherwise.</td>
</tr>
</tbody>
</table>

3. Functional and timing requirements:

Assume that
- When s=0, round keys are loaded to the internal RAM. When s=1, the circuit is ready to perform encryption or decryption, depending on the values of control signals.
- Loading round keys to internal memory takes 16 clock cycles.
• Encryption of one message block takes 16 clock cycles.
• Decryption of one ciphertext block takes 16 clock cycles.

Tasks:

Task 1: Block Diagram [45 points]

Draw a block diagram of the datapath of the EXAM circuit using medium complexity components corresponding to the operations used in the pseudocode. Your Datapath should:
   a) be capable of executing the entire pseudocode given in point 1,
   b) match interface given in point 2, and
   c) meet all functional and timing requirements specified in point 3.

Clearly specify:
   • names, widths and directions of all buses
   • names, widths and directions of all inputs and outputs of the logic components.

Minimize the number of control signals to be generated by the Control Unit.

Task 2: Substitution Sbox [5 points]

Explain in detail your implementation of the substitution function \( Y = Sbox(X) \). Which logic component do you use to implement this function? How is this component initialized?

Task 3: Interface [10 points]

Draw an interface of the EXAM circuit, with the division into the Datapath and Controller. Show the names, widths, and directions of all signals forming this interface.

Problem 5 [bonus 10 points]

Write VHDL code describing the following functionality:

\[
C = (A << 1) \oplus (A_{127} \cdot '8C9')
\]

where

\( A \) and \( C \) are 128-bit buses,
\( A_{127} \) is the most significant bit of \( A \),
\( '8C9' \) is a constant expressed in the hexadecimal representation,
\( X \oplus Y \) is a bitwise XOR of vectors \( X \) and \( Y \),
\( x \cdot C \) is a multiplication of the binary variable \( x \) by the constant \( C \) (equal to \( C \) if \( x=1 \), and equal to 0 otherwise).