HASH Circuit
Specification

Specification:

The HASH function is specified below using its:
1. Pseudocode
2. Table of input/output ports
3. Timing requirements.

1. Pseudocode:

```plaintext
h0 := iv0
h1 := iv1
h2 := iv2
h3 := iv3
last_block_stored := 0

while (last_block_stored != 1)
do
  wait until src_ready
  r := m
  last_block_stored := last_block

  a := h0
  b := h1
  c := h2
  d := h3

  for i = 0 to 63 do
    ki := k[i mod 16]
    ri := r[i mod 4]
    f := (17*ri) mod 2^8
    e := (2d+1)*f mod 2^8
    d := (4c+2)*c mod 2^8
    c := b <<< 3
    b := a >>> i
    a := e ⊕ ki
  end for

  h0 := (h0 + a) mod 2^8
  h1 := (h1 + b) mod 2^8
  h2 := (h2 + c) mod 2^8
  h3 := (h3 + d) mod 2^8
end while

y := h0 || h1 || h2 || h3
done := 1
```
**Notation:**

- **m**: 32-bit message block (input)
- **r**: 32-bit register
- **y**: 32-bit circuit output (output)
- **iv0..iv3**: 8-bit initialization vectors (constants)
- **a..f, h0..h3, ki, ri**: 8-bit intermediate values, treated as 8-bit unsigned integers
- **k[i]**: 8-bit round constants: \(k[0]..k[15]\), stored in ROM
- **r[i]**: bytes of the 32-bit register \(r\), where \(r[0]\) represents the least significant byte of \(r\), and \(r[3]\) represents the most significant byte of \(r\).

**Operations:**

- \(\oplus\) : XOR
- \(X <<< Y\) : rotation of \(X\) to the left by the number of positions given in \(Y\)
- \(X >>> Y\) : rotation of \(X\) to the right by the number of positions given in \(Y\)
- \(X || Y\) : \(X\) concatenated with \(Y\).

### 2. Table of input/output ports:

<table>
<thead>
<tr>
<th>Port</th>
<th>Mode</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>System clock.</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1</td>
<td>Asynchronous system reset.</td>
</tr>
<tr>
<td>m</td>
<td>Input</td>
<td>32</td>
<td>32-bit message block.</td>
</tr>
<tr>
<td>src_ready</td>
<td>Input</td>
<td>1</td>
<td>Control signal indicating that the source is ready. Must remain active until source is read.</td>
</tr>
<tr>
<td>src_read</td>
<td>Output</td>
<td>1</td>
<td>Control signal confirming that the source was read. Active for one clock cycle.</td>
</tr>
<tr>
<td>last_block</td>
<td>Input</td>
<td>1</td>
<td>Control signal indicating the last block of the message.</td>
</tr>
<tr>
<td>done</td>
<td>Output</td>
<td>1</td>
<td>Control signal indicating that the output is ready.</td>
</tr>
<tr>
<td>y</td>
<td>Output</td>
<td>32</td>
<td>Output (y = h0</td>
</tr>
</tbody>
</table>

### 3. Timing Requirements:

Assume that

- **one clock cycle is used for the once-per-message initialization:**
  \(h0 = iv0; h1 = iv1; h2 = iv2; h3 = iv3;\)
- **one clock cycle is used for the once-per-block initialization:**
  \(a = h0; b = h1; c = h2; d = h3;\)
- **one round of the main for-loop of the pseudocode executes in one clock cycle; there are a total of 64 rounds.**
- **one clock cycle is used for the once-per-block finalization:**
  \(h0 = h0 + a; h1 = h1 + b; h2 = h2 + c; h3 = h3 + d;\)
Tasks:

Task 1

Draw a block diagram of the Datapath of the HASH circuit, using medium complexity components corresponding to the operations used in the pseudocode. Clearly specify

- names, widths and directions of all buses
- names, widths and directions of all inputs and outputs of the logic components.

Assume that one round of the main for-loop of the pseudocode executes in ONE clock cycle.

Minimize the number of control signals to be generated by the Control Unit.

Mark the most likely critical path in your circuit.

Task 2

Draw an interface of the HASH circuit with the division into Datapath and Controller.