

# Implementation of Elliptic Curve Cryptosystems over $GF(2^n)$ in Optimal Normal Basis on a Reconfigurable Computer



**Sashisu Bajracharya, Chang Shu,  
Kris Gaj**

**George Mason University**




**Tarek El-Ghazawi**


**The George Washington University**

# What is a reconfigurable computer?

## Microprocessor system



## FPGA system



# Why cryptography is a good application for reconfigurable computers?

- **computationally intensive arithmetic operations**
- **unconventionally long operand sizes (160-2048 bits)**
- **multiple algorithms, parameters, key sizes, and architectures = need for reconfiguration**




**SRC**  
**Reconfigurable Computer**


# SRC-6E from SRC Computers, Inc.




# SRC Hardware Architecture



# SRC Programming



# SRC Program Partitioning








**Elliptic Curve  
Cryptosystems**

# Elliptic Curve Cryptosystems (ECC)


- ✓ a family of cryptosystems, rather than a single cryptosystem = added security but need for reconfiguration
- ✓ public key (asymmetric) cryptosystems used for key agreement and digital signatures
- ✓ implementations must be optimized for minimum latency rather than maximum throughput = limited speed-up from parallel processing

# Three Families of Elliptic Curves

Elliptic curves built over



# Hierarchy of functions





**Investigated Partitioning  
Schemes**

# μP Software Only

C function  
for μP



---

C function  
for FPGA

---

VHDL  
macro

**Based on public-domain code by Rosing M.,  
*Implementing Elliptic Curve Cryptography*,  
Manning, 1999**

# 0HL1 Partitioning

*C function  
for  $\mu P$*


0

*C function  
for FPGA*

H

*VHDL  
macros*

L1



# 0HL2 Partitioning

*C function  
for  $\mu P$*


0

*C function  
for FPGA*

H

*VHDL  
macros*

L2





# OHM Partitioning

*C function  
for  $\mu P$*


**O**

*C function  
for FPGA*

**H**

*VHDL  
macros*

**M**



# 00H Partitioning (VHDL only)

C function  
for  $\mu$ P

0

C function  
for FPGA

0

VHDL  
macro

kP


H



**Results**


# Timing Measurements

.c file   
.mc file 




# Results (Latency)

System Level Architecture	End-to-End Time (μs)	Data Transfer In Time(μs)	FPGA Computation Time (μs)	Data Transfer Out Time (μs)	Total Overhead (μs)	Speedup vs. Software	Slow-down vs. VHDL macro
Software	772,519						
<b>0HL1</b>	866	37	472	14	394	<b>893</b>	<b>1.46</b>
<b>0HL2</b>	863	37	469	14	394	<b>895</b>	<b>1.45</b>
<b>0HM</b>	592	37	201	12	391	<b>1305</b>	<b>1</b>
VHDL macro	592	39	201	17	391	<b>1305</b>	<b>1</b>



# Results (Area)

System Level Architecture	% of CLB slices (out of 33792)	CLB increase vs. pure VHDL	% of LUTs (out of 67,584)	LUT increase vs. pure VHDL	% of FFs (out of 67,584)	FF count increase vs. pure VHDL
Software	N/A					
<b>0HL1</b>	99	<b>1.68</b>	57	<b>1.3</b>	68	<b>2.61</b>
<b>0HL2</b>	92	<b>1.56</b>	52	<b>1.18</b>	62	<b>2.38</b>
<b>0HM</b>	75	<b>1.27</b>	48	<b>1.09</b>	39	<b>1.5</b>
<b>00H</b>	59	<b>1</b>	44	<b>1</b>	26	<b>1</b>



# Number of lines of code

Algorithm Partitioning Scheme	VHDL	Macro Wrapper	MAP C	Main C
<b>OHL1</b>	<b>1007</b>	260	<b>371</b>	153
<b>OHL2</b>	1291	230	349	153
<b>OHM</b>	1744	160	185	153
<b>VHDL macro</b>	<b>1960</b>	36	<b>78</b>	153




**Conclusions**



# Conclusions


**Assuming focus on:**



# Conclusions – cont.

The best implementation approach:

## **OHL1 partitioning scheme**



**893 speedup vs. software and only 0.46 times slowdown versus pure VHDL with ease of implementation**

# Conclusions

- **Elliptic Curve Cryptosystem implementation challenging for reconfigurable computers because of**
  - **optimization for latency rather than throughput**
  - **limited amount of parallelism**
- **First publication showing a 1000x speed-up for a reconfigurable computer application optimized for data latency**