

# Implementation of Elliptic Curve Cryptosystems on a Reconfigurable Computer

Nghi Nguyen<sup>1</sup>, Kris Gaj<sup>1</sup>,  
David Caliga<sup>2</sup>, Tarek El-Ghazawi<sup>3</sup>


<sup>1</sup> George Mason University

<sup>2</sup> SRC Computers



<sup>3</sup> The George Washington University

# What is a reconfigurable computer?

Microprocessor system



Reconfigurable processor system




# Characteristic Features


- ✓ close integration of the microprocessor system and the FPGA system
- ✓ integrated programming environment
- ✓ programming does not require hardware expertise
- ✓ suitable for a wide range of applications
- ✓ permits run-time reconfiguration of the FPGA system

# **SRC Hardware & Software**


# SRC Hardware Architecture



# SRC vs. FPGA Accelerator Boards Programming




# SRC Compilation Process




# Run Time Reconfiguration in SRC

Program in C or Fortran

FPGA contents after the Function\_1 call





A large, horizontally-oriented yellow oval with a thin dark blue border, centered on the page. Inside the oval, the text "Elliptic Curve Cryptosystems" is written in a bold, dark blue, sans-serif font.


# **Elliptic Curve Cryptosystems**

# Elliptic Curve Cryptosystems

- ✓ public key (asymmetric) cryptosystems
- ✓ first true alternative for RSA
- ✓ several times shorter keys
- ✓ fast and compact implementations,  
in particular in hardware
- ✓ a family of cryptosystems, instead of a single cryptosystem

# Three Classes of Elliptic Curves

Elliptic curves built over





# ECC Hierarchy


High-level  
functions



Medium-level  
functions




Low-level  
functions



# Basic operations of Elliptic Curve Cryptosystems (1)

## Basic operations in Galois Field $GF(2^m)$

- addition and subtraction (xor):  $x+y, x-y$
- multiplication:  $x \cdot y$
- inversion:  $x^{-1}$




## Basic operations on points of an Elliptic Curve over Galois Field $GF(2^m)$

- addition of points:  $P + Q$
- doubling a point:  $2P$

where  $P = (x_P, y_P), Q = (x_Q, y_Q)$



# Basic operations of Elliptic Curve Cryptosystems (2)



## Complex operations on points of an Elliptic Curve *over Galois Field $GF(2^m)$*

- scalar multiplication:  $k \cdot P = \underbrace{P + P + \dots + P}_{k \text{ times}}$
- double scalar multiplication:  $k \cdot P + l \cdot Q$

## Addition, P+Q

$$R = P + Q$$

$$P = (x_P, y_P)$$

$$Q = (x_Q, y_Q)$$

$$R = (x_R, y_R)$$

$$x_R = \lambda^2 + \lambda + x_P + x_Q + a_2$$

$$y_R = \lambda(x_P - x_R) - y_P$$

where

$$\lambda = (y_1 + y_2)(x_1 + x_2)^{-1}$$

**Number of field operations:**

3 multiplications

1 inversion

## Doubling, 2P

$$R = 2P$$

$$P = (x_P, y_P)$$

$$R = (x_R, y_R)$$

$$x_3 = a_6(x_P^{-1})^2 + x_P^2$$

$$y_3 = x_P^2 + (x_P + y_P x_P^{-1})x_R + x_R$$

$a_2, a_6$  – coefficients of a curve

**Number of field operations:**

5 multiplications

1 inversion

# Scalar Multiplication - kP

$$R = kP = \underbrace{P + P + \dots + P}_{k \text{ times}}$$

$$k = (k_{m-1}, k_{m-2}, \dots, k_1, k_0)_2$$

$R = \mathbf{O}$

$S = P$

for (  $i=0$  to  $m-1$  )

  if(  $k_i = 1$  )

$R = R + S$

  end if

$S = 2S$

end for

return R

can be performed  
in parallel







# ECC Hierarchy

High-level  
functions



Medium-level  
functions




Low-level  
functions



# **Investigated Partitioning Schemes**

# SRC Program Partitioning



# H00 Partitioning ( $\mu$ P Software Only)

**C function  
for  $\mu$ P**



**H**

---

**C function  
for MAP**

**0**

---

**VHDL  
macro**

**0**

# 00H Partitioning (VHDL only)

**C function  
for  $\mu$ P**

**0**

-----  
**C function  
for MAP**


**0**

-----  
**VHDL  
macro**

**kP**

**H**

# HML Partitioning




# 0HL Partitioning

C function  
for  $\mu P$

0

C function  
for MAP




H

VHDL  
macro



L

# 0HM Partitioning





# GF(2<sup>m</sup>) Multiplier


**Input:**

$$A, B \in GF(2^m)$$

**Output:**

$$C = A * B \text{ mod } P$$

1.  $C = 0$
2. for  $i = m-1$  to 0 do
3.  $C = C \ll 1 + A * b_i$
4.  $C = C + c_m * P$
5. end for
6. return  $C$



**m+1 clock cycles per multiplication**

# GF(2<sup>m</sup>) Inverter

**Input:**  $A \in GF(2^m)$

**Output:**  $C = A^{-1} \bmod P$

1.  $Y=A, D=P, B=0, Z=1$

2. loop

3. while  $y_0 = 0$  do

4.  $Y=Y \gg 1$

$X=(X + z_0 \cdot P) \gg 1$

5. end while

6. if  $(Y=1)$


7. return  $Z$

8. if  $(D > Y)$  then

9.  $D \Leftarrow Y, B \Leftarrow Z$

10.  $Y=Y+D, Z=Z+B$


11. end loop



*Modified Almost Inverse Algorithm*

**Time of inversion is input-dependent  
Typically, 3-4 times m, on average**


# Unrolled Implementation Approach Using Two FPGA Devices



# Iterative Implementation Approach Using Two FPGA Devices

FPGA1



FPGA2



# Iterative Implementation Approach Using One FPGA Device

FPGA1


FPGA2



# Results

# Timing Measurements

.c file   
.mc file



# Timing measurements

Algorithm Partitioning Scheme	No. of FPGAs	End-to-End Time ( $\mu$ s)	DMA Data In Time ( $\mu$ s)	DMA Data Out Time ( $\mu$ s)	FPGA Computation Time ( $\mu$ s)	Total Over-head ( $\mu$ s)	Speed-up vs. Software	Slow-down vs. VHDL macro
<b>H00 software</b>	N/A	<b>31,050</b>	N/A	N/A	N/A	N/A	1.00	9.27
<b>HML</b>	1 chip	99,867	9,651	2,945	8,659	<b>91,208</b>	0.31	29.82
	2 chips	101,145	9,683	2,751	3,710	<b>89,630</b>	0.31	30.2
<b>OHL Iterative</b>	1 chip	7,167	41	14	6,794	373	4.33	2.14
	2 chips	3,914	40	15	3,544	370	7.93	1.17
<b>OHL Unrolled</b>	2 chips	<b>3,615</b>	40	11	3,247	368	8.59	<b>1.08</b>
<b>OHM</b>	1 chip	4,936	41	13	4,565	371	6.29	1.47
	2 chips	3,522	41	10	3,154	368	8.82	1.05
<b>00H VHDL</b>	1 chip	<b>3,349</b>	42	12	<b>2,979</b>	370	9.27	1.00



# Resource Utilization

Algorithm Partitioning Scheme	No. of FPGAs	% CLB slices (out of 33,792)	CLB slice # increase vs. pure VHDL	% LUTs (out of 67,580)	LUT # increase vs. pure VHDL	% FFs (out of 67,580)	FF # increase vs. pure VHDL
<b>Software</b>	N/A	0	N/A	0	N/A	0	N/A
<b>HML</b>	1 chip	61	1.56	29	1.32	53	1.71
	2 chips	57+48 = 105	2.69	19+15 = 34	1.55	40+31 = 71	2.29
<b>OHL Iterative</b>	1 chip	62	<b>1.59</b>	30	<b>1.36</b>	52	<b>1.68</b>
	2 chips	59+48 = 107	<b>2.74</b>	19+16 = 35	<b>1.59</b>	40+31 = 71	<b>2.29</b>
<b>OHL Unrolled</b>	2 chips	79+49 = 128	<b>3.28</b>	20+14 = 34	<b>1.55</b>	44+28 = 72	<b>2.32</b>
<b>OHM</b>	1 chip	46	<b>1.18</b>	23	<b>1.05</b>	36	<b>1.16</b>
	2 chips	37+14 = 51	<b>1.31</b>	17+9 = 26	<b>1.18</b>	31+11 = 42	<b>1.35</b>
<b>VHDL only</b>	1 chip	39	1.00	22	1.00	31	1.00

# Number of lines of code


Algorithm Partitioning Scheme	No. of FPGAs	VHDL	Macro Wrapper	MAP C	Main C
Software	N/A	N/A	N/A	N/A	726
HML	1 chip	654	146	195	192
	2 chips	<b>654</b>	146	<b>236</b>	192
OHL Iterative	1 chip	654	146	240	143
	2 chips	654	146	290	143
OHL Unrolled	2 chips	<b>683</b>	304	<b>349</b>	145
OHM	1 chip	1,372	213	145	143
	2 chips	<b>1,372</b>	213	<b>188</b>	143
OOH	1 chip	<b>1,532</b>	107	<b>73</b>	143

# Conclusions

- **Elliptic Curve Cryptosystem implementation challenging for reconfigurable computers because of**
  - **optimization for latency rather than throughput**
  - **limited amount of parallelism**
- **From 8 to 9 times speed-up over highly optimized microprocessor implementation demonstrated using four different algorithm partitioning schemes**
  - **0HL iterative 2-chip**
  - **0HL unrolled 2-chip**
  - **0HM 2-chip**
  - **00H 1-chip**


# Conclusions – cont.

**Clear trade-offs:**



# Conclusions – cont.


Assuming focus on:



# Conclusions – cont.

The best implementation approach:

**OHL partitioning scheme, 2-chip, unrolled**



**Only 8% increase in the execution time compared to pure VHDL**